Power Estimation on Functional Level for Programmable Processors

Advances in Radio Science
doi 10.5194/ars-2-215-2004
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Copernicus GmbH

Related search

MIST---a Design Aid for Programmable Pipelined Processors

1994English

Programming Protocol-Independent Packet Processors High-Level Programming (P4HLP): Towards Unified High-Level Programming for a Commodity Programmable Switch

Electronics (Switzerland)
ControlElectronic EngineeringSignal ProcessingComputer NetworksSystems EngineeringHardwareCommunicationsElectricalArchitecture
2019English

Efficient Scheduling and Instruction Selection for Programmable Digital Signal Processors

IEEE Transactions on Signal Processing
Electronic EngineeringSignal ProcessingElectrical
1994English

Improving Sampling Efficiency for System Level Power Estimation

English

Mufti-Level Estimation for Large Scale Electric Power Systems

IEEJ Transactions on Power and Energy
Electronic EngineeringPower TechnologyElectricalEnergy Engineering
1974English

High-Level Area and Power Estimation for VLSI Circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
1999English

Power Estimation for Register Transfer Level by Genetic Algorithm

2006English

Instruction Scheduling for Instruction Level Parallel Processors

Proceedings of the IEEE
Electronic EngineeringElectricalComputer Science
2001English

Low-Power Techniques for Network Security Processors

2005English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy