A 3.5mW 5µsec Settling Time Dual-Band Fractional-N PLL Synthesizer

IEICE Electronics Express - Japan
doi 10.1587/elex.9.307
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Related search

Switchable PLL Frequency Synthesizer andHot Carrier Effects

Circuits and Systems
2011English

A 3.9 Μs Settling-Time Fractional Spread-Spectrum Clock Generator Using a Dual-Charge-Pump Control Technique for Serial-Ata Applications

Journal of Electrical and Computer Engineering
Electronic EngineeringSignal ProcessingElectricalComputer Science
2015English

Analytical Model and Behavioral Simulation Approach for a ΣΔ Fractional-N Synthesizer Employing a Sample-Hold Element

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
2003English

A 1-V 600μA CMOS Fractional-N Synthesizer With External Inductor QVCO for Med Radio Receiver

International Journal of Information and Electronics Engineering
2012English

Analysis of a PLL Based Frequency Synthesizer Using Switched Loop Bandwidth for Mobile WiMAX

2008English

Multi-Phase Sub-Sampling Fractional-N PLL With Soft Loop Switching for Fast Robust Locking

2017English

An Ultra Low-Power Low-Voltage Programmable Frequency Divider for PLL Frequency Synthesizer

2018English

An Ultracompact 9.4-14.8-GHz Transformer-Based Fractional-N All-Digital PLL in 40-Nm CMOS

IEEE Transactions on Microwave Theory and Techniques
Electronic EngineeringRadiationElectricalCondensed Matter Physics
2017English

A Fractional-N Frequency Synthesizer Architecture Utilizing a Mismatch Compensated PFD/DAC Structure for Reduced Quantization-Induced Phase Noise

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
2003English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy