Comparison of the Interconnect Capacitances of Various SRAM Cell Layouts to Achieve High Speed, Low Power SRAM Cells

doi 10.7567/ssdm.2003.a-2-4
Full Text
Abstract

Available in full text

Date
Authors
Publisher

The Japan Society of Applied Physics

Related search

Comparative Analysis of Various SRAM Cells With Low Power, High Read Stability and Low Area

International Journal of Engineering and Manufacturing
2014English

Low Power and High Speed 13T SRAM Cell With Bit-Interleaving Capability

International Journal of Computer Applications
2016English

Performance Parameters of Low Power Sram Cells: A Review

i-manager's Journal on Circuits and Systems
2018English

A Review on Low Power Sram

International Journal of Recent Trends in Engineering and Research
2017English

Design and Analysis of Two Low-Power SRAM Cell Structures

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
2009English

Performance Comparison for Different Configurations of SRAM Cells

International Journal of Innovative Research in Science, Engineering and Technology
2015English

Design of 8T CNTFET SRAM for Ultra-Low Power Microelectronic Applications

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2019English

Performance Comparison of SRAM Cells in 45NM Technology in the Presence of a Memory Cell Control Circuit

International Journal of Engineering and Technology(UAE)
ArchitectureHardwareEngineeringChemical EngineeringBiotechnologyEnvironmental EngineeringComputer Science
2018English

7T Based SRAM Topologies With Low Power and Higher SNM

International Journal of Innovative Technology and Exploring Engineering
Mechanics of MaterialsElectronic EngineeringCivilStructural EngineeringElectricalComputer Science
2019English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy