Amanote Research

Amanote Research

    RegisterSign In

Design and Evaluation of a Delay-Based FPGA Physically Unclonable Function

doi 10.1109/iccd.2012.6378632
Full Text
Open PDF
Abstract

Available in full text

Date

September 1, 2012

Authors
Aaron MillsSudhanshu VyasMichael PattersonChristopher SabottaPhillip JonesJoseph Zambreno
Publisher

IEEE


Related search

Design and Evaluation of a Delay-Based FPGA Physically Unclonable Function

English

Single-Round Pattern Matching Key Generation Using Physically Unclonable Function

Security and Communication Networks
Computer NetworksInformation SystemsCommunications
2019English

The Design and Implementation of Configurable Time-Delay Simulator Based on FPGA

DEStech Transactions on Engineering and Technology Research
2017English

Design and Analysis of Mux-Based Physical Unclonable Functions

International Journal of Engineering Research and
2015English

Physical Unclonable Function (PUF) Based Random Number Generator

Advanced Computing: An International Journal
2012English

An Analysis of Delay Based PUF Implementations on FPGA

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2010English

Design of Physically-Based Virtual Cavity Simulation

DEStech Transactions on Computer Science and Engineering
2018English

Authentication and Key Management for Advanced Metering Infrastructures Utilizing Physically Unclonable Functions

2012English

Design and Implementation of Improved NCO Based on FPGA

2019English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy