Design and Architectural Assessment of 3-D Resistive Memory Technologies in FPGAs

IEEE Transactions on Nanotechnology - United States
doi 10.1109/tnano.2012.2226747
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Physical Design Issues in 3-D Integrated Technologies

IFIP Advances in Information and Communication Technology
Computer NetworksInformation SystemsManagementCommunications
2010English

Time Study of Architectural Design (3)

Transactions of the Architectural Institute of Japan
1966English

IoT Survey: Architectural Design and Key Technologies of IoT-based Intelligent Transportation

DEStech Transactions on Computer Science and Engineering
2018English

Memory-To-Memory Connection Structures in FPGAs With Embedded Memory Arrays

1997English

Architectural Design for Multistage 2-D MEMS Optical Switches

Journal of Lightwave Technology
OpticsAtomicMolecular Physics,
2002English

Architectural Quality in Competitions. A Dialogue Based Assessment of Design Proposals

FormAkademisk
Visual ArtsPerforming ArtsUrban Studies
2011English

Design Exploration of Hybrid Caches With Disparate Memory Technologies

Transactions on Architecture and Code Optimization
HardwareInformation SystemsArchitectureSoftware
2010English

Remote Control of Resistive Switching in TiO2 Based Resistive Random Access Memory Device

Scientific Reports
Multidisciplinary
2017English

Hamming Distance Computation in Unreliable Resistive Memory

IEEE Transactions on Communications
Electronic EngineeringElectrical
2018English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy