Amanote Research

Amanote Research

    RegisterSign In

Reuse Methodology Manual for System-On-A-Chip Designs

doi 10.1007/b116360
Full Text
Open PDF
Abstract

Available in full text

Date

January 1, 2002

Authors

Unknown

Publisher

Kluwer Academic Publishers


Related search

A Structured System Methodology for FPGA Based System-On-A-Chip Design

English

A Review on System-On-Chip SoC Designs for Real-Time Industrial Application

International Journal of Trend in Scientific Research and Development
2017English

Overview of On-Chip Stimulator Designs for Biomedical Applications

Journal of Neuroscience and Neuroengineering
2012English

Modeling Methodology for Component Reuse and System Integration for Hurricane Loss Projection Application

2006English

A Multi-Chip Data Acquisition System Based on a Heterogeneous System-On-Chip Platform

Springer proceedings in physics
High Energy PhysicsNuclear
2018English

Layout Optimization Methodology for Ring-Based On-Chip Optical Network

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2019English

An Application-Specific Design Methodology for On-Chip Crossbar Generation

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
2007English

On-Chip Digital Power Supply Control for System-On-Chip Applications

2005English

Data Reuse Driven Memory and Network-On-Chip Co-Synthesis

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy