FABSYN: Floorplan-Aware Bus Architecture Synthesis

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - United States
doi 10.1109/tvlsi.2006.871763
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Floorplan-Aware Automated Synthesis of Bus-Based Communication Architectures

2005English

BMSYN: Bus Matrix Communication Architecture Synthesis for MPSoC

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
2007English

Robust On-Chip Bus Architecture Synthesis for MPSoCs Under Random Tasks Arrival

2008English

Energy-Aware Predictive Control for Electrified Bus Networks

Applied Energy
BuildingManagementMonitoringMechanical EngineeringEnergy EngineeringCivilEnergyNuclear EnergyFuel TechnologyStructural EngineeringEngineeringConstructionPolicyPower TechnologyLaw
2019English

Context-Aware Mobile System for Public Bus Transportation

Advances in Human and Social Aspects of Technology
2014English

Multicore Architecture-Aware Scientific Applications

2011English

Multicore Architecture-Aware Scientific Applications

English

Temperature-Aware Architecture: Lessons and Opportunities

IEEE Micro
HardwareElectronic EngineeringElectricalArchitectureSoftware
2011English

Floorplan and Power/Ground Network Co-Synthesis for Fast Design Convergence

2006English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy