Amanote Research
Register
Sign In
Computer-Aided Dispatch System Family Architecture and Verification: An Integrated Formal Approach
IEE Proceedings - Software
doi 10.1049/ip-sen:20050014
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2006
Authors
J. Sun
J.S. Dong
S. Jarzabek
H. Wang
Publisher
Institution of Engineering and Technology (IET)