Amanote Research
Register
Sign In
Computer-Aided Dispatch System Family Architecture and Verification: An Integrated Formal Approach
IEE Proceedings - Software
doi 10.1049/ip-sen:20050014
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2006
Authors
J. Sun
J.S. Dong
S. Jarzabek
H. Wang
Publisher
Institution of Engineering and Technology (IET)
Related search
Computer Aided Verification
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
Computer Aided Verification
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
Computer Aided Verification
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
Computer Aided Verification
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
An Integrated Approach to Teaching Computer Systems Architecture
Formal Methods in Computer-Aided Design
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
An Integrated Environment for Computer-Aided Control Engineering
An Overview of Formal Verification for the Time-Triggered Architecture
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
2008 Formal Methods in Computer-Aided Design
