Amanote Research
Register
Sign In
Implant Metrology for Bonded SOI Wafers Using a Surface Photo-Voltage Technique
doi 10.1149/1.2728858
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2007
Authors
Adam F. Bertuch
Wesley Smith
Kenneth Steeples
Robert Standley
Anca Stefanescu
Ron Johnson
Publisher
ECS
Related search
Optical Flatness Metrology for 300 Mm Silicon Wafers
AIP Conference Proceedings
Astronomy
Physics
Back-Gated Buried Oxide MOSFETs in a High-Voltage Bipolar Technology for Bonded Oxide/Soi Interface Characterization
IEEE Electron Device Letters
Electronic Engineering
Optical
Electrical
Magnetic Materials
Electronic
Atomic Scale Thickness Control of SOI Wafers for Fully Depleted Applications
ECS Transactions
Engineering
Low Voltage SOI Circuit Technology
Bandwidth Enhancement Technique for TIA Using Flipped Voltage Follower
IEICE Electronics Express
Electronic Engineering
Condensed Matter Physics
Optical
Electrical
Magnetic Materials
Electronic
Challenges of Smaller Particle Detection on Both Bulk-Silicon and SOI Wafers
AIP Conference Proceedings
Astronomy
Physics
Morphological Method for Surface Metrology and Dimensional Metrology Based on the Alpha Shape
Measurement Science and Technology
Instrumentation
Engineering
Applied Mathematics
Focusing Guided Waves Using Surface Bonded Elastic Metamaterials
Applied Physics Letters
Astronomy
Physics
Dislocation Structure in Low-Angle Interfaces Between Bonded Si(001) Wafers
Journal of Materials Science
Mechanics of Materials
Materials Science
Mechanical Engineering
