Implant Metrology for Bonded SOI Wafers Using a Surface Photo-Voltage Technique

doi 10.1149/1.2728858
Full Text
Abstract

Available in full text

Date
Authors
Publisher

ECS

Related search

Optical Flatness Metrology for 300 Mm Silicon Wafers

AIP Conference Proceedings
AstronomyPhysics
2005English

Back-Gated Buried Oxide MOSFETs in a High-Voltage Bipolar Technology for Bonded Oxide/Soi Interface Characterization

IEEE Electron Device Letters
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
1998English

Atomic Scale Thickness Control of SOI Wafers for Fully Depleted Applications

ECS Transactions
Engineering
2013English

Low Voltage SOI Circuit Technology

2001English

Bandwidth Enhancement Technique for TIA Using Flipped Voltage Follower

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2017English

Morphological Method for Surface Metrology and Dimensional Metrology Based on the Alpha Shape

Measurement Science and Technology
InstrumentationEngineeringApplied Mathematics
2011English

Challenges of Smaller Particle Detection on Both Bulk-Silicon and SOI Wafers

AIP Conference Proceedings
AstronomyPhysics
2005English

Focusing Guided Waves Using Surface Bonded Elastic Metamaterials

Applied Physics Letters
AstronomyPhysics
2013English

Conoscopic Interferometry of Wafers for Surface-Acoustic Wave Devices

Journal of Applied Physics
AstronomyPhysics
1997English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy