Dynamic CMOS Load Balancing and Path Oriented in Time Optimization Algorithms to Minimize Delay Uncertainties From Process Variations
VLSI Design - United States
doi 10.1155/2010/230783
Full Text
Open PDFAbstract
Available in full text
Categories
Date
March 7, 2010
Authors
Publisher
Hindawi Limited