Power Estimation Methods for Sequential Logic Circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - United States
doi 10.1109/92.406998
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Monte-Carlo Approach for Power Estimation in Sequential Circuits

English

A Monte-Carlo Approach for the Estimation of Average Transition Probabilities in Sequential Logic Circuits

Active and Passive Electronic Components
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2001English

Adiabatic Logic Circuits for Low Power VLSI Applications

International Journal of Science and Research (IJSR)
2016English

Cascadable Adiabatic Logic Circuits for Low-Power Applications

IET Circuits, Devices and Systems
ControlSystems EngineeringElectricalElectronic Engineering
2008English

Detection and Masking of Trojan Circuits in Sequential Logic

Vestnik Tomskogo Gosudarstvennogo Universiteta - Upravlenie, Vychislitel'naya Tekhnika i Informatika
Computer NetworksComputer Science ApplicationsInformation SystemsCommunications
2018English

Robust Flip-Flop Against Soft Errors for Combinational and Sequential Logic Circuits

2008English

High-Level Area and Power Estimation for VLSI Circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
1999English

CMOS VLSI Design of Low Power Comparator Logic Circuits

Asian Journal of Scientific Research
Multidisciplinary
2014English

Sequential Logic Optimization for Low Power Using Input-Disabling Precomputation Architectures

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
1998English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy