Choice of Tests for Logic Verification and Equivalence Checking and the Use of Fault Simulation
doi 10.1109/icvd.2000.812626
Full Text
Open PDFAbstract
Available in full text
Date
Unknown
Authors
Publisher
IEEE Comput. Soc
Available in full text
Unknown
IEEE Comput. Soc