Amanote Research
Register
Sign In
Systematic Formal Verification for Fault-Tolerant Time-Triggered Algorithms
IEEE Transactions on Software Engineering
- United States
doi 10.1109/32.815324
Full Text
Open PDF
Abstract
Available in
full text
Categories
Software
Date
January 1, 1999
Authors
J. Rushby
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Related search
An Overview of Formal Verification for the Time-Triggered Architecture
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
Approximation Algorithms for Fault Tolerant Facility Allocation
SIAM Journal on Discrete Mathematics
Mathematics
Fault-Tolerant Text Data Compression Algorithms
International Journal of Information Technology and Web Engineering
Computer Science
Formal Verification of Conflict Detection Algorithms
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
Formal Verification of IA-64 Division Algorithms
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
Toward Systematic Design of Fault-Tolerant Systems
Computer
Computer Science
The Fault Hypothesis for the Time-Triggered Architecture
Mechanical Verification of Automatic Synthesis of Fault-Tolerant Programs
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
Formal Analysis of a Fault-Tolerant Routing Algorithm for a Network-On-Chip
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
