Performance Evaluation of CDMA Router for Network-On-Chip

International Journal of VLSI Design & Communication Systems
doi 10.5121/vlsic.2012.3307
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Academy and Industry Research Collaboration Center (AIRCC)

Related search

Parallel Overloaded CDMA Crossbar for Network on Chip

Facta universitatis - series: Electronics and Energetics
2019English

Design of Priority Based Reconfigurable Router in Network on Chip

Informacije MIDEM
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2020English

Analysis of a Tandem Network Model of a Single-Router Network-On-Chip

Annals of Operations Research
Management ScienceDecision SciencesOperations Research
2008English

FPGA Implementation of Network-On-Chip Router Architecture for Multicore-SoC Communication Paradigm

International Journal of Advance Engineering and Research Development
2014English

An Evaluation of an Integrated on-Chip/Off-Chip Network for High-Performance Reconfigurable Computing

International Journal of Reconfigurable Computing
HardwareArchitecture
2012English

Design of a Switching Node (Router) for On-Chip Networks

2003English

A Low Latency Wormhole Router for Asynchronous On-Chip Networks

2010English

AOCR: Adaptive on Chip Router Algorithm for Multicore Domain Controller Platform

International Journal of Engineering and Technology(UAE)
ArchitectureHardwareEngineeringChemical EngineeringBiotechnologyEnvironmental EngineeringComputer Science
2018English

Networks-On-Chip Architecture Customization Using Network Partitioning: A System-Level Performance Evaluation

International Journal of Computing and Digital Systems
Computer GraphicsHuman-Computer InteractionComputer NetworksCommunicationsInformation SystemsComputer-Aided DesignInnovationManagement of TechnologyArtificial Intelligence
2015English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy