Asymmetrically Strained All-Silicon Multi-Gate N-Tunnel FETs

Solid-State Electronics - United Kingdom
doi 10.1016/j.sse.2010.04.037
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Elsevier BV

Related search

Uniaxially Tensile Strained Accumulation-Mode Gate-All-Around Si Nanowire nMOSFETs

2011English

Axial Ge/Si Nanowire Heterostructure Tunnel FETs

2010English

Improved Self-Gain in Deep Submicrometer Strained Silicon–germanium pMOSFETs With HfSiOx/TiSiN Gate Stacks

Microelectronic Engineering
SurfacesElectronic EngineeringCondensed Matter PhysicsElectronicMolecular Physics,NanoscienceOpticalElectricalAtomicMagnetic MaterialsFilmsNanotechnologyOpticsCoatings
2010English

Design & Optimization of Gate-All-Around Tunnel FET for Low Power Applications

International Journal of Engineering and Technology(UAE)
ArchitectureHardwareEngineeringChemical EngineeringBiotechnologyEnvironmental EngineeringComputer Science
2018English

Ultra-Narrow Silicon Nanowire (～3 Nm) Gate-All-Around MOSFETs

2006English

Optimum Bandgap and Supply Voltage in Tunnel FETs

IEEE Transactions on Electron Devices
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2014English

Design and Analysis of Gate All Around Tunnel FET Based Ring Oscillator Circuit

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2019English

Low-Voltage High-Speed Programming/Erasing Floating-Gate Memory Device With Gate-All-Around Polycrystalline Silicon Nanowire

Applied Physics Letters
AstronomyPhysics
2013English

Optical Switching in Metal Tunnel-Insulator N–p+ Silicon Devices

IEE Journal on SolidState and Electron Devices
1979English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy