An Optimal Hardware-Algorithm for Sorting Using a Fixed-Size Parallel Sorting Device
IEEE Transactions on Computers - United States
doi 10.1109/12.895849
Full Text
Open PDFAbstract
Available in full text
Date
January 1, 2000
Authors
Publisher
Institute of Electrical and Electronics Engineers (IEEE)