Multiprocessor Information Concealment Architecture to Prevent Power Analysis-Based Side Channel Attacks

IET Computers and Digital Techniques - United Kingdom
doi 10.1049/iet-cdt.2009.0097
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institution of Engineering and Technology (IET)

Related search

A Leak Resistant Architecture Against Side Channel Attacks

2006English

An Architecture-Independent Instruction Shuffler to Protect Against Side-Channel Attacks

Transactions on Architecture and Code Optimization
HardwareInformation SystemsArchitectureSoftware
2012English

Side-Channel Power Analysis of Different Protection Schemes Against Fault Attacks on AES

2014English

Sherlock Holmes of Cache Side-Channel Attacks in Intel's X86 Architecture

2019English

Improving Side-Channel Attacks Against Pairing-Based Cryptography

Journal of Cryptographic Engineering
Computer NetworksSoftwareCommunications
2019English

An Information-Theoretic Model for Adaptive Side-Channel Attacks

2007English

KeyDrown: Eliminating Software-Based Keystroke Timing Side-Channel Attacks

2018English

On the Power of Fault Sensitivity Analysis and Collision Side-Channel Attacks in a Combined Setting

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2011English

Implementation Methodology of ECC to Overcome Side Channel Attacks

International Journal of Engineering and Technology(UAE)
ArchitectureHardwareEngineeringChemical EngineeringBiotechnologyEnvironmental EngineeringComputer Science
2018English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy