40-Gb/S 2:1 Multiplexer and 1:2 Demultiplexer in 120-Nm Standard CMOS

IEEE Journal of Solid-State Circuits - United States
doi 10.1109/jssc.2003.818297
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

A 40-Gb/S Quarter-Rate SerDes Transmitter and Receiver Chipset in 65-Nm CMOS

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
2017English

Switchable S = 1/2 and J = 1/2 Rashba Bands in Ferroelectric Halide Perovskites

Proceedings of the National Academy of Sciences of the United States of America
Multidisciplinary
2014English

A 160-Gb/S OTDM Demultiplexer Based on Parametric Wavelength Exchange

IEEE Journal of Quantum Electronics
Electronic EngineeringCondensed Matter PhysicsMolecular Physics,ElectricalAtomicOptics
2009English

40 Gop/S/Mm2 Fixed-Point Operators for Brain Computer Interface in 65 Nm CMOS

2018English

Cyclic Actions on $S^2$- And $P^2$-Bundles Over $S^1$

Colloquium Mathematicum
Mathematics
1982English

Efficient Design of 2:1 MUX Multiplexer Using Nanotechnology Based on QCA

International Journal of Trend in Scientific Research and Development
2018English

A DC-Coupled 50 Gb/S 0.064 pJ/bit Thin-Oxide Level Shifter in 28 Nm FDSOI CMOS

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2018English

LAPA, a 5 Gb/S Modular Pseudo-LVDS Driver in 180 Nm CMOS With Capacitively Coupled Pre-Emphasis

2018English

Reversible Realization of Quaternary Decoder, Multiplexer, and Demultiplexer Circuits

Proceedings of The International Symposium on Multiple-Valued Logic
MathematicsComputer Science
2008English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy