Neutron-Induced Soft-Error Simulation Technology for Logic Circuits

doi 10.7567/ssdm.2005.d-9-3
Full Text
Abstract

Available in full text

Date
Authors
Publisher

The Japan Society of Applied Physics

Related search

Technology Mapping Algorithms for CMOS Dynamic Logic Circuits.

English

Robust Flip-Flop Against Soft Errors for Combinational and Sequential Logic Circuits

2008English

Iterative Remapping for Logic Circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
1998English

Digital Logic for Soft Devices

Proceedings of the National Academy of Sciences of the United States of America
Multidisciplinary
2019English

Power Estimation Methods for Sequential Logic Circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
1995English

Chemical Reaction Network Designs for Asynchronous Logic Circuits

Natural Computing
Computer Science Applications
2017English

Adiabatic Logic Circuits for Low Power VLSI Applications

International Journal of Science and Research (IJSR)
2016English

Cascadable Adiabatic Logic Circuits for Low-Power Applications

IET Circuits, Devices and Systems
ControlSystems EngineeringElectricalElectronic Engineering
2008English

Reliability Analysis of Logic Circuits

Microelectronics Reliability
SurfacesElectronic EngineeringCondensed Matter PhysicsElectronicMolecular Physics,NanoscienceFilmsOpticalElectricalAtomicMagnetic MaterialsNanotechnologyReliabilitySafetyCoatingsOpticsQualityRisk
1975English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy