Design Techniques for Gate-Leakage Reduction in CMOS Circuits

doi 10.1109/isqed.2003.1194710