A Fast Lock-In All-Digital Phase-Locked Loop in 40-Nm CMOS Technology

IEICE Electronics Express - Japan
doi 10.1587/elex.13.20160749
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Related search

An Ultracompact 9.4-14.8-GHz Transformer-Based Fractional-N All-Digital PLL in 40-Nm CMOS

IEEE Transactions on Microwave Theory and Techniques
Electronic EngineeringRadiationElectricalCondensed Matter Physics
2017English

Design and Simulation of Low Power Consuming Digital Controlled Oscillator in All Digital Phase Locked Loop

International Journal of Innovative Technology and Exploring Engineering
Mechanics of MaterialsElectronic EngineeringCivilStructural EngineeringElectricalComputer Science
2019English

A 800μW 1GHz Charge Pump Based Phase-Locked Loop in Submicron CMOS Process

International Journal of Electronics and Telecommunications
2010English

Fractional Spur Suppression in All-Digital Phase-Locked Loops

2015English

A 192 X 128 Time Correlated SPAD Image Sensor in 40-Nm CMOS Technology

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
2019English

All-Digital RF Phase-Locked Loops Exploiting Phase Prediction

IPSJ Transactions on System LSI Design Methodology
Electronic EngineeringComputer Science ApplicationsElectrical
2014English

A Low Complexity Digital Phase-Locked Loop Based Frequency Synthesizer

English

A Radiation Tolerant Phase Locked Loop Design for Digital Electronics

2009English

Numerically Controlled Phase Locked Loop Using Direct Digital Synthesizer

1993English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy