Implementation of a Bit Error Rate Tester of a Wireless Communication System on an Fpga

International Journal of Research in Engineering and Technology

doi 10.15623/ijret.2014.0305020

Full Text

Abstract

Available in

Date

May 25, 2014

Authors

Lakshmy Sukumaran .

Publisher

eSAT Publishing House

Related search

An Approach to Calculating the Bit-Error Rate of a Coherent Chaos-Shift-Keying Digital Communication System Under a Noisy Multiuser Environment

IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications

English

Upper Bounds on the Bit Error Rate of Optimum Combining in Wireless Systems

English

A Compact FPGA Implementation of a Bit-Serial SIMD Cellular Processor Array

English

A FPGA Implementation of GMM MUD Algorithm for Space Formation Aircraft Communication System

MATEC Web of Conferences

Materials Science

English

Implementation and Design of 32 Bit Floating-Point ALU on a Hybrid FPGA-ARM Platform

English

Improvisation of Gain and Bit-Error Rate for an EDFA-WDM System Using Different Filters

International Journal of Engineering Research and

English

Novel Design of 32-Bit Asynchronous (RISC) Microprocessor & Its Implementation on FPGA

International Journal of Information Engineering and Electronic Business

English

An Optimal Implementation on FPGA of a Hopfield Neural Network

Advances in Artificial Neural Systems

English

Bit Error Rate Analysis for Wireless Network Coding With Imperfect Channel State Information

English