Compiler Assisted Recovery for Fault-Tolerant Highly Parallel Multiprocessor Architectures

doi 10.21236/ada256942
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Defense Technical Information Center

Related search

Reliability Evaluation of Fault-Tolerant Multiprocessor Systems.

1985English

Placement of Tasks in Fault Tolerant Cubic Multiprocessor Systems

2019English

A Communication Framework for Fault-Tolerant Parallel Execution

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2010English

Fault-Tolerant Buffer Aware Round Robin Arbiter Design for NoC Architectures

International Journal of Computing and Digital Systems
Computer GraphicsHuman-Computer InteractionComputer NetworksCommunicationsInformation SystemsComputer-Aided DesignInnovationManagement of TechnologyArtificial Intelligence
2019English

An Efficient Fault Recovery Algorithm in Multiprocessor Mixed-Criticality Systems

2013English

Compiler Technology for Parallel Scientific Computation

Scientific Programming
Computer Science ApplicationsSoftware
1994English

VLSI Based Error Correction Code Using Fault-Tolerant Parallel FFTs

International Journal of Engineering and Advanced Technology
EngineeringComputer Science ApplicationsEnvironmental Engineering
2019English

VLSI Based Error Correction Code Using Fault-Tolerant Parallel FFTs

International Journal of Engineering and Advanced Technology
EngineeringComputer Science ApplicationsEnvironmental Engineering
2019English

Fpga Based Highly Reliable Fault Tolerant Approach for Network on Chip(noc)

International Journal of Research in Engineering and Technology
2014English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy