ParaLarPD: Parallel FPGA Router Using Primal-Dual Sub-Gradient Method
Electronics (Switzerland) - Switzerland
doi 10.3390/electronics8121439
Full Text
Open PDFAbstract
Available in full text
Categories
Date
December 1, 2019
Authors
Publisher
MDPI AG