Amanote Research

Amanote Research

    RegisterSign In

Rationale and Challenges for Optical Interconnects to Electronic Chips

Proceedings of the IEEE - United States
doi 10.1109/5.867687
Full Text
Open PDF
Abstract

Available in full text

Categories
Electronic EngineeringElectricalComputer Science
Date

June 1, 2000

Authors
D.A.B. Miller
Publisher

Institute of Electrical and Electronics Engineers (IEEE)


Related search

Device Requirements for Optical Interconnects to Silicon Chips

Proceedings of the IEEE
Electronic EngineeringElectricalComputer Science
2009English

Photonic Crystal Chips for Optical Interconnects and Quantum Information Processing

2008English

Towards Plasmonic Lasers for Optical Interconnects

2012English

Silicon Photonic Integrated Devices for Optical Interconnects

2013English

High-Speed Lasers for Future Optical Interconnects

SPIE Newsroom
2010English

On-Chip Positionable Photonic Waveguides for Chip-To-Chip Optical Interconnects

2016English

Emerging Mega-FTAs: Rationale, Challenges, and Implications

Asian Economic Papers
EconomicsInternational RelationsEconometricsPolitical ScienceFinance
2015English

Stacked Polymeric Multimode Waveguide Arrays for Two-Dimensional Optical Interconnects

Journal of Lightwave Technology
OpticsAtomicMolecular Physics,
2004English

Fan-Out Routing and Optical Splitting Techniques for Compact Optical Interconnects Using Single-Mode Polymer Waveguides

Journal of Modern Optics
OpticsAtomicMolecular Physics,
2014English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy