Low-Cost Adaptive and Fault-Tolerant Routing Method for 2D Network-On-Chip

IEICE Transactions on Information and Systems - Japan
doi 10.1587/transinf.2016edl8208
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Related search

Low Cost Fault-Tolerant Routing Algorithm for Networks-On-Chip

Microprocessors and Microsystems
Computer NetworksHardwareCommunicationsArchitectureArtificial IntelligenceSoftware
2015English

Fault-Tolerant Adaptive Routing Algorithm for 2D Torus Network

Transactions on Networks and Communications
2019English

Formal Analysis of a Fault-Tolerant Routing Algorithm for a Network-On-Chip

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2014English

Fault-Tolerant Routing in Mesh-Connected 2D Tori

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2003English

Fpga Based Highly Reliable Fault Tolerant Approach for Network on Chip(noc)

International Journal of Research in Engineering and Technology
2014English

Fault Tolerant Mechanism of Bio-Inspired Adaptive Routing System

2008English

Reconciling Fault-Tolerant Distributed Computing and Systems-On-Chip

Distributed Computing
Computer NetworksHardwareCommunicationsArchitectureComputational TheoryMathematicsTheoretical Computer Science
2011English

A Technique for Low Energy Mapping and Routing in Network-On-Chip Architectures

2005English

Proactive Fault Tolerant Routing Protocol for Mobile WSN

International Journal of Innovative Technology and Exploring Engineering
Mechanics of MaterialsElectronic EngineeringCivilStructural EngineeringElectricalComputer Science
2019English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy