A DC-Coupled 50 Gb/S 0.064 pJ/bit Thin-Oxide Level Shifter in 28 Nm FDSOI CMOS

IEICE Electronics Express - Japan
doi 10.1587/elex.15.20171085
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Related search

LAPA, a 5 Gb/S Modular Pseudo-LVDS Driver in 180 Nm CMOS With Capacitively Coupled Pre-Emphasis

2018English

A 40-Gb/S Quarter-Rate SerDes Transmitter and Receiver Chipset in 65-Nm CMOS

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
2017English

A 28-Nm CMOS 1 v 3.5 GS/s 6-Bit DAC With Signal-Independent Delta-I Noise DfT Scheme

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
2015English

40-Gb/S 2:1 Multiplexer and 1:2 Demultiplexer in 120-Nm Standard CMOS

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
2003English

A Fully-Integrated 125-Gb/S 850-Nm CMOS Optical Receiver Based on a Spatially-Modulated Avalanche Photodetector

Optics Express
OpticsAtomicMolecular Physics,
2014English

An Energy-Efficient 32-Bit Multiplier Architecture in 90-Nm CMOS

2006English

Intermodulation Linearity in High-K/Metal Gate 28 Nm RF CMOS Transistors

Electronics (Switzerland)
ControlElectronic EngineeringSignal ProcessingComputer NetworksSystems EngineeringHardwareCommunicationsElectricalArchitecture
2015English

A 10gs/S 8-Bit Current Steering DAC in 65nm CMOS Technology

2017English

CMOS Building Blocks for 10+Gb/S Clock Data Recovery Circuit

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy