Jitter Transfer and Jitter Tolerance Analysis of Bang-Bang Clock and Data Recovery Circuits

doi 10.22215/etd/2011-08815
Full Text
Abstract

Available in full text

Date

Unknown

Authors
Publisher

Carleton University