Amanote Research
Register
Sign In
On-The-Fly Evaluation of FPGA-Based True Random Number Generator
doi 10.1109/isvlsi.2009.33
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2009
Authors
Renaud Santoro
Olivier Sentieys
Sébastien Roy
Publisher
IEEE
Related search
Efficient Design of Chaos Based 4 Bit True Random Number Generator on FPGA
International Journal of Engineering and Technology(UAE)
Architecture
Hardware
Engineering
Chemical Engineering
Biotechnology
Environmental Engineering
Computer Science
Compact Floating-Gate True Random Number Generator
Electronics Letters
Electronic Engineering
Electrical
Chaos-Based Bitwise Dynamical Pseudorandom Number Generator on FPGA
IEEE Transactions on Instrumentation and Measurement
Electronic Engineering
Electrical
Instrumentation
Quantum Random Number Generator Based on Spin Noise
Physical Review A
A Pseudo Random Number Generator Based on the Chaotic System of Chua's Circuit, and Its Real Time FPGA Implementation
Applied Mathematical Sciences
A Robust Chaos-Based True Random Number Generator Embedded in Reconfigurable Switched-Capacitor Hardware
A Horadam-Based Pseudo-Random Number Generator
Physical Unclonable Function (PUF) Based Random Number Generator
Advanced Computing: An International Journal
Hardware Random Number GeneratorUsing FPGA
Journal of Cyber Security and Mobility
Hardware
Computer Networks
Architecture
Communications
