A Single-Chip SC Line Equalizer System for Full Duplex Multi-Bit Rate Digital Transmission

doi 10.1109/icassp.1986.1168941
Full Text
Abstract

Available in full text

Date

Unknown

Authors
Publisher

Institute of Electrical and Electronics Engineers

Related search

Simultaneous Uplink/Downlink Transmission Using Full-Duplex Single-Rf MIMO

IEEE Wireless Communications Letters
ControlSystems EngineeringElectronic EngineeringElectricalAstronomyPhysics
2016English

Near Minimum Bit-Error Rate Equalizer Adaptation for PRML Systems

2005English

Weighted Sum Rate Maximization in Full-Duplex Multi-User Multi-Cell MIMO Networks

IEEE Transactions on Communications
Electronic EngineeringElectrical
2017English

Interference Aware Iterative Block Decision Feedback Equalizer for Single Carrier Transmission

IEEE Transactions on Vehicular Technology
Electronic EngineeringAutomotive EngineeringComputer NetworksApplied MathematicsCommunicationsElectricalAerospace Engineering
2014English

Digital Cancelation of Self-Interference for Single-Frequency Full-Duplex Relay Stations via Sampled-Data Control

SICE Journal of Control, Measurement, and System Integration
2015English

A 2-Order MIMO Full-Duplex Antenna System

2014English

Secure Primary Transmission Assisted by a Secondary Full-Duplex NOMA Relay

IEEE Transactions on Vehicular Technology
Electronic EngineeringAutomotive EngineeringComputer NetworksApplied MathematicsCommunicationsElectricalAerospace Engineering
2019English

Linear Digital Cancellation With Reduced Computational Complexity for Full-Duplex Radios

2017English

Achievable Rate Analysis for Full-Duplex Relay Networks With Spatial Modulation

International Journal for Research in Applied Science and Engineering Technology
2019English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy