Amanote Research
Register
Sign In
Proving Transaction and System-Level Properties of Untimed SystemC TLM Designs
doi 10.1109/memcod.2010.5558643
Full Text
Open PDF
Abstract
Available in
full text
Date
July 1, 2010
Authors
Daniel Grosse
Hoang M. Le
Rolf Drechsler
Publisher
IEEE
Related search
Rigorous Communication Modelling at Transaction Level With Systemc
Modelling Smart Card Security Protocols in SystemC TLM
TLM Platform Based on SystemC for Hybrid MSR Topology
International Journal of Computer Science Issues
Exploiting TLM and Object Introspection for System-Level Simulation
TLM Protocol Compliance Checking at the Electronic System Level
Concurrency-Oriented Verification and Coverage of System-Level Designs
ACM Transactions on Design Automation of Electronic Systems
Computer Science Applications
Electronic Engineering
Computer Graphics
Electrical
Computer-Aided Design
Early Power Estimation in Heterogeneous Designs Using SoCLib and SystemC-AMS
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
Monitoring Temporal SystemC Properties
Efficient Simulation of Synthesis-Oriented System Level Designs
