Minimizing Power Consumption in CMOS Full Subtractor Using SVL Technique
International Journal of Computer Applications
doi 10.5120/19348-1071
Full Text
Open PDFAbstract
Available in full text
Date
January 16, 2015
Authors
Publisher
Foundation of Computer Science