Evaluation of the Larch/VHDL Interactive Prover in Hardware Verification

doi 10.21236/ada337948
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Defense Technical Information Center

Related search

Verification of Timing Properties of VHDL

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
1993English

Student Use of an Interactive Theorem Prover

Contemporary Mathematics
Mathematics
1984English

Semantics of a Verification-Oriented Subset of VHDL

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
1995English

How to Avoid the Formal Verification of a Theorem Prover

Logic Journal of the IGPL
Philosophy
2001English

VeriTrust: Verification for Hardware Trust

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
2015English

Hardware-Software Complex «Interactive Whiteboard»

Science and Education a New Dimension
2019English

The Role of Verification in Interactive Systems Design

Design, Specification and Verification of Interactive Systems ’98
1998English

Embedded Software Verification in Hardware–software Codesign

Journal of Systems Architecture
HardwareArchitectureSoftware
2000English

Hardware Verification: Techniques, Methodology and Solutions

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy