Chaotic Generation of PN Sequences: A VLSI Implementation

doi 10.1109/iscas.1999.777607
Full Text
Abstract

Available in full text

Date

Unknown

Authors
Publisher

IEEE