Amanote Research
Register
Sign In
Chaotic Generation of PN Sequences: A VLSI Implementation
doi 10.1109/iscas.1999.777607
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
A. Dornbusch
J.P. De Gyvez
Publisher
IEEE
Related search
Implementation of VLSI Interconnect Design
International Journal of Advanced Technology and Engineering Exploration
VLSI Implementation of a Montgomery Modular Multiplier
VLSI Implementation of a Fairness ATM Buffer System
VLSI Implementation of Discrete Wavelet Transform
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Hardware
Electronic Engineering
Electrical
Architecture
Software
A Modular VLSI Implementation Architecture for Communication Subsystems
IFIP Advances in Information and Communication Technology
Computer Networks
Information Systems
Management
Communications
A VLSI Implementation of the Blowfish Encryption/Decryption Algorithm
Lorentz Chaotic System Key Generation With Low Area FPGA Implementation Using Present Security Algorithm
International Journal of Recent Technology and Engineering
Engineering
Management of Technology
Innovation
VLSI Implementation of FIR Filter for Discrete Wavelet Transform
International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering
Implementation of Iterative Decoding Algorithms on Digital VLSI Platforms
