A Hardware Algorithm for High Speed Morpheme Extraction and Its Implementation

doi 10.3115/981823.981862
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Association for Computational Linguistics

Related search

A Novel Hardware Efficient Spatial Orientation Tree Based Image Compression Algorithm and Its FPGA Implementation

Turkish Journal of Electrical Engineering and Computer Sciences
Electronic EngineeringElectricalComputer Science
2019English

Hardware Implementation of Montgomery's Modular Multiplication Algorithm

IEEE Transactions on Computers
HardwareArchitectureMathematicsComputational TheoryTheoretical Computer ScienceSoftware
1993English

Complexity Optimization and High-Throughput Low-Latency Hardware Implementation of a Multi-Electrode Spike-Sorting Algorithm

IEEE Transactions on Neural Systems and Rehabilitation Engineering
Internal MedicineMedicineComputer Science ApplicationsBiomedical EngineeringNeuroscience
2015English

Hardware Demonstration of High-Speed Networks for Satellite Applications.

2008English

High Speed Low Error Floor Hardware Implementation and Fast and Accurate Error Floor Estimation of LDPC Decoders

English

New Algorithm for DHT and Its Verilog Implementation

International Journal of Innovative Technology and Exploring Engineering
Mechanics of MaterialsElectronic EngineeringCivilStructural EngineeringElectricalComputer Science
2020English

Hardware-Based Implementation of the Common Approximate Substring Algorithm

English

A New Polynomial Factorization Algorithm and Its Implementation

Journal of Symbolic Computation
Computational MathematicsNumber TheoryAlgebra
1995English

A DSP Based POD Implementation for High Speed Multimedia Communications

Eurasip Journal on Advances in Signal Processing
HardwareElectronic EngineeringSignal ProcessingElectricalArchitecture
2002English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy