Amanote Research

Amanote Research

    RegisterSign In

Implementation of a Timing Recovery Circuit for a Mobile Radio Receiver.

doi 10.22215/etd/1989-01526
Full Text
Open PDF
Abstract

Available in full text

Date

Unknown

Authors
Tom Luk
Publisher

Carleton University


Related search

FPGA Implementation of Digital Timing Recovery in Software Radio Receiver

English

A Direct-Conversion Receiver Integrated Circuit for WCDMA Mobile Systems

IBM Journal of Research and Development
Computer Science
2003English

High Frequency Integrated Circuit Design in BICMOS for Monolithic Timing Recovery.

English

Development of a Receiver Circuit for Medium Frequency Shift Keying Signals.

IOSR Journal of Electrical and Electronics Engineering
2014English

Joint Batch Implementation of Blind Equalization and Timing Recovery

Journal of Communications
Electronic EngineeringElectrical
2013English

A Receiver-Based Routing Protocol for Cognitive Radio Enabled AMI Networks

2016English

Indoor Radio Channel Characterization and Modeling for a 5.2-GHz Bodyworn Receiver

IEEE Antennas and Wireless Propagation Letters
Electronic EngineeringElectrical
2004English

Integrated Circuit Implementation of a Cortical Neuron

2008English

A Predistortion Circuit for Direct Modulated Lasers for Radio Over Fiber Applications

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy