Configurable Architecture for Double/Two-Parallel Single Precision Floating Point Division

doi 10.1109/isvlsi.2014.45
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

Single Precision Natural Logarithm Architecture for Hard Floating-Point and DSP-Enabled FPGAs

2016English

Dual-Mode Double Precision Division Architecture

2016English

FDTD Acceleration for Cylindrical Resonator Design Based on the Hybrid of Single and Double Precision Floating-Point Computation

Journal of Computational Engineering
2014English

Processor Design Using 32 Bit Single Precision Floating Point Unit

International Journal of Trend in Scientific Research and Development
2018English

Lossless Compression of Double-Precision Floating-Point Data for Numerical Simulations: Highly Parallelizable Algorithms for GPU Computing

IEICE Transactions on Information and Systems
Electronic EngineeringPattern RecognitionHardwareComputer VisionElectricalArchitectureArtificial IntelligenceSoftware
2012English

Single-Patch, Two-Patch, Caval Division… and Double-Decker?

Journal of Thoracic and Cardiovascular Surgery
Respiratory MedicinePulmonaryCardiovascular MedicineSurgeryCardiology
2019English

Parallel Interleaver Architecture With New Scheduling Scheme for High Throughput Configurable Turbo Decoder

2013English

An Efficient Multiple Precision Floating-Point Multiply-Add Fused Unit

Microelectronics Journal
2016English

Rpe V5: An Emulator for Reduced Floating-Point Precision in Large Numerical Simulations

Geoscientific Model Development
EarthSimulationPlanetary SciencesModeling
2017English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy