Configurable Architecture for Double/Two-Parallel Single Precision Floating Point Division

doi 10.1109/isvlsi.2014.45
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE