Noise-Aware Buffer Planning for Interconnect-Driven Floorplanning

doi 10.1145/1119772.1119856
Full Text
Abstract

Available in full text

Date
Authors
Publisher

ACM Press