Amanote Research
Register
Sign In
A Low Latency Wormhole Router for Asynchronous On-Chip Networks
doi 10.1109/aspdac.2010.5419841
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2010
Authors
Doug Edwards
Publisher
IEEE
Related search
Design of a Switching Node (Router) for On-Chip Networks
A Communication Model of Broadcast in Wormhole-Routed Networks On-Chip
Performance Evaluation of CDMA Router for Network-On-Chip
International Journal of VLSI Design & Communication Systems
Designing Best Effort Networks-On-Chip to Meet Hard Latency Constraints
Transactions on Embedded Computing Systems
Hardware
Architecture
Software
A Layout-Oriented Routing Method for Low-Latency HPC Networks
IEICE Transactions on Information and Systems
Electronic Engineering
Pattern Recognition
Hardware
Computer Vision
Electrical
Architecture
Artificial Intelligence
Software
Low Cost Fault-Tolerant Routing Algorithm for Networks-On-Chip
Microprocessors and Microsystems
Computer Networks
Hardware
Communications
Architecture
Artificial Intelligence
Software
Barrier Synchronization on Wormhole-Routed Networks
IEEE Transactions on Parallel and Distributed Systems
Hardware
Computational Theory
Signal Processing
Architecture
Mathematics
A Novel Dimensionally-Decomposed Router for On-Chip Communication in 3D Architectures
AOCR: Adaptive on Chip Router Algorithm for Multicore Domain Controller Platform
International Journal of Engineering and Technology(UAE)
Architecture
Hardware
Engineering
Chemical Engineering
Biotechnology
Environmental Engineering
Computer Science
