Review of Wafer-Level Three-Dimensional Integration (3DI) Using Bumpless Interconnects for Tera-Scale Generation
IEICE Electronics Express - Japan
doi 10.1587/elex.12.20152002
Full Text
Open PDFAbstract
Available in full text
Categories
Date
January 1, 2015
Authors
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)