Amanote Research
Register
Sign In
PUF-based Secure Test Wrapper Design for Cryptographic SoC Testing
doi 10.1109/date.2012.6176618
Full Text
Open PDF
Abstract
Available in
full text
Date
March 1, 2012
Authors
A. Das
U. Kocabas
A. Sadeghi
I. Verbauwhede
Publisher
IEEE
Related search
A PUF Design for Secure FPGA-based Embedded Systems
Core Test Wrapper Design for Unicast and Multicast NOC Testing
Information Technology Journal
An Efficient Approach to SoC Wrapper Design, TAM Configuration and Test Scheduling
Unifying Memory and Processor Wrapper Architecture in Multiprocessor SoC Design
A Lightweight and Secure-Enhanced Strong PUF Design on FPGA
IEICE Electronics Express
Electronic Engineering
Condensed Matter Physics
Optical
Electrical
Magnetic Materials
Electronic
Secure Identity-Based Cryptographic Approach for Vehicular Ah-Hoc Networks
International Journal of Security and its Applications
Computer Science
Provably Secure Cryptographic Constructions
Assertion Based HDL-models Testing for SoC Components
The International Conference on Electrical Engineering
Testing Attribute-Based Transactions in SOC
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
