Efficient Block-Based Parameterized Timing Analysis Covering All Potentially Critical Paths

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems - United States
doi 10.1109/tcad.2011.2175392
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Efficient Block-Based Parameterized Timing Analysis Covering All Potentially Critical Paths

2008English

Parameterized Block-Based Non-Gaussian Statistical Gate Timing Analysis

English

A Linear-Time Approach for Static Timing Analysis Covering All Process Corners

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers
Computer Science ApplicationsComputer GraphicsComputer-Aided DesignSoftware
2006English

Covering All Bases

Journal of Thoracic and Cardiovascular Surgery
Respiratory MedicinePulmonaryCardiovascular MedicineSurgeryCardiology
2018English

Efficient Design of Compact Unstructured RNA Libraries Covering All K-Mers

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2015English

Covering Paths for Planar Point Sets

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2013English

An Efficient Computation of Statistically Critical Sequential Paths Under Retiming

2007English

All Pairs Shortest Paths

An Elementary Approach to Design and Analysis of Algorithms
2019English

Power Adaptation Based Optimization for Energy Efficient Reliable Wireless Paths

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2004English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy