Word-Serial Architectures for Filtering and Variable Rate Decimation

VLSI Design- United States

doi 10.1080/10655140290011177

Full Text

Abstract

Available in

Date

Authors

Publisher

Hindawi Limited


Related search