Word-Serial Architectures for Filtering and Variable Rate Decimation

VLSI Design - United States
doi 10.1080/10655140290011177