Variability-Tolerant Memristor-Based Ratioed Logic in Crossbar Array

doi 10.1145/3232195.3232213
Full Text
Abstract

Available in full text

Date
Authors
Publisher

ACM Press

Related search

A Signal Degradation Reduction Method for Memristor Ratioed Logic (MRL) Gates

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2015English

Memristive Logic in Crossbar Memory Arrays: Variability-Aware Design for Higher Reliability

IEEE Transactions on Nanotechnology
Electronic EngineeringNanotechnologyComputer Science ApplicationsElectricalNanoscience
2019English

Live Demonstration: MNET: A Visually Rich Memristor Crossbar Simulator

2017English

A Multiply-Add Engine With Monolithically Integrated 3D Memristor Crossbar/Cmos Hybrid Circuit

Scientific Reports
Multidisciplinary
2017English

All Oxide Semiconductor-Based Bidirectional Vertical P-N-P Selectors for 3D Stackable Crossbar-Array Electronics

Scientific Reports
Multidisciplinary
2015English

Memristor-Based Chaotic Circuits

IETE Technical Review (Institution of Electronics and Telecommunication Engineers, India)
Electronic EngineeringElectrical
2009English

Nano Crossbar Array of Complementary Resistive Switches With Nonlinear Memristive Characteristics

International Journal of Advance Engineering and Research Development
2014English

Fully Functional Logic-In-Memory Operations Based on a Reconfigurable Finite-State Machine Using a Single Memristor

Advanced Electronic Materials
OpticalElectronicMagnetic Materials
2019English

Memristor Arrays: Associative Memory for Image Recovery With a High‐Performance Memristor Array (Adv. Funct. Mater. 30/2019)

Advanced Functional Materials
Materials ScienceCondensed Matter PhysicsElectrochemistryNanoscienceOpticalBiomaterialsMagnetic MaterialsNanotechnologyChemistryElectronic
2019English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy