An Application Based Efficient Thread Level Parallelism Scheme on Heterogeneous Multicore Embedded System for Real Time Image Processing.

Scalable Computing - Romania
doi 10.12694/scpe.v21i1.1611
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Scalable Computing: Practice and Experience

Related search

Embedded Real-Time Image Processing System Based on DM6446+FPGA Architecture

Advanced Engineering Forum
2012English

An Explicit Parallelism Study Based on Thread-Level Speculation

CLEI Electronic Journal
2014English

Real-Time and Energy-Efficient Face Detection on CPU-GPU Heterogeneous Embedded Platforms

IEICE Transactions on Information and Systems
Electronic EngineeringPattern RecognitionHardwareComputer VisionElectricalArchitectureArtificial IntelligenceSoftware
2018English

An Embedded Gateway Based on Real-Time Database

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2005English

Concurrent Call Level Interfaces Based on an Embedded Thread Safe Local Memory Structure

2017English

Programming Matrix Algorithms-By-Blocks for Thread-Level Parallelism

ACM Transactions on Mathematical Software
Applied MathematicsSoftware
2009English

An Artificial Cellular Convolution Architecture for Real-Time Image Processing

ISRN Machine Vision
2012English

Big. LITTLE Architecture: Heterogeneous Multicore Processing

International Journal of Computer Applications
2015English

Embedded Real-Time H264/Avc High Definition Video Encoder on TI’s KeyStone Multicore DSP

Journal of Signal Processing Systems
ControlSystems EngineeringInformation SystemsSignal ProcessingSimulationHardwareArchitectureModelingTheoretical Computer Science
2016English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy