Settling Time Optimization Technique for Binary-Weighted Digital-To-Analog Converter
IEICE Electronics Express - Japan
doi 10.1587/elex.11.20140132
Full Text
Open PDFAbstract
Available in full text
Categories
Date
January 1, 2014
Authors
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)