Settling Time Optimization Technique for Binary-Weighted Digital-To-Analog Converter

IEICE Electronics Express - Japan
doi 10.1587/elex.11.20140132
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Related search

Multi-Step Binary-Weighted Capacitive Digital-To-Analog Converter Architecture

2008English

A Digital Background Calibration Technique for Successive Approximation Register Analog-To-Digital Converter

Journal of Computer and Communications
2013English

Analog to Digital Converter

2016English

Analog-To-Digital Converter

1991English

An Analog-To-Digital Converter

Transactions of the I.R.E. Professional Group on Electronic Computers
1953English

Time-Bandwidth Product of the Photonic Time-Stretched Analog-To-Digital Converter

IEEE Transactions on Microwave Theory and Techniques
Electronic EngineeringRadiationElectricalCondensed Matter Physics
2003English

Multichannel Analog to Digital Converter and Readout System for the Time Projection Chamber

IEEE Transactions on Nuclear Science
Electronic EngineeringNuclearNuclear EnergyHigh Energy PhysicsEngineeringElectrical
1979English

A 14-B 500 MSPS Time-Interleaved Analog-To-Digital Converter With Digital Background Calibration

2015English

A Novel Wavelet-Based Analog-To-Digital Converter

2017English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy