Fault-Tolerant Vertical Link Design for Effective 3D Stacking
IEEE Computer Architecture Letters - United States
doi 10.1109/l-ca.2011.17
Full Text
Open PDFAbstract
Available in full text
Date
February 1, 2011
Authors
Publisher
Institute of Electrical and Electronics Engineers (IEEE)