A Thermally-Aware Performance Analysis of Vertically Integrated (3-D) Processor-Memory Hierarchy

doi 10.1145/1146909.1147160
Full Text
Abstract

Available in full text

Date
Authors
Publisher

ACM Press

Related search

EMC Performance Analysis of a Processor/Memory System Using PCB and Package-On-Package

2015English

PCRAM-aware Cluster Allocation Algorithm for Hybrid Main Memory Hierarchy

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2015English

Probabilistic Miss Equations: Evaluating Memory Hierarchy Performance

IEEE Transactions on Computers
HardwareArchitectureMathematicsComputational TheoryTheoretical Computer ScienceSoftware
2003English

Penelope: The NBTI-Aware Processor

Proceedings of the Annual International Symposium on Microarchitecture, MICRO
HardwareEngineeringArchitecture
2007English

Performance Analysis and Validation of the picoJava Processor

IEEE Micro
HardwareElectronic EngineeringElectricalArchitectureSoftware
1999English

Cache-Hierarchy Contention-Aware Scheduling in CMPs

IEEE Transactions on Parallel and Distributed Systems
HardwareComputational TheorySignal ProcessingArchitectureMathematics
2014English

A Hierarchy of Functional States in Working Memory

2020English

3-D Printed Bandpass Filters With Coupled Vertically Extruded Split Ring Resonators

IEEE Transactions on Microwave Theory and Techniques
Electronic EngineeringRadiationElectricalCondensed Matter Physics
2019English

SAGE: An Automatic Analyzing System for a New High-Performance SoC Architecture––processor-In-Memory

Journal of Systems Architecture
HardwareArchitectureSoftware
2004English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy