Simultaneous Wire Sizing and Wire Spacing in Post-Layout Performance Optimization

doi 10.1109/aspdac.1998.669503
Full Text
Abstract

Available in full text

Date

Unknown

Authors
Publisher

IEEE